Abstract. With the development of social productivity and the improvement of people's living standard, the development of modern computer technology is more and more fast. In the communication system, the code error detector is the important equipment to detect reliability of communication system, and the traditional code error detector is based on collaborative work of CPLD and CPU [1] , not only is the structure complex, expensive, but it is inconvenient to carry. Code error detector based on FPGA, using FPGA to complete the integration of design of control and test module, to improve the scalability and integration of the system. This paper is based on principle of M sequence generation and code error detection, using the VHDL hardware description language, to realize the design of a simple bit by bit comparison code error detector and the simulation of each function module.
together to produce. The feedback shift register can be divided into linear feedback and nonlinear feedback shift register two. Which consists of a linear feedback shift register sequence of binary digits' cycle produced the longest is called the maximum length linear feedback shift register sequences, also known as the m sequence.
B. Error detection
Whether it is equipment failure, propagation fading, inter symbol interference, adjacent channel interference and other factors may cause deterioration of system performance and even cause communication interrupt [3] , the result can be through the error forms. About digital communication receiver, the decision circuit is indispensable, causing error in judgment of the basic reasons can be summarized as the following several points: a) The deviation of the decision level caused the miscarriage of justice; b) Sampling time offset caused by miscarriage of justice; c) Superimposed noise caused by miscarriage of justice.
CODE ERROR DETECTOR DESIGN
Bit by bit compare the basic principle of the type of error code detector is will by the transmitter and receiver of the two columns of the same type of sequence after synchronization symbols one by one are compared, if there is an error, then two lines of code in the sequence have the same symbol will become different using this kind of difference, in the control of clock synchronization by XOR gate one by one symbol is compared, will compare the results through the counter is sent to the display circuit to display. The block diagram as shown in Figure 1 Figure1 simpe bit by bit comparison code error detector Pseudo random sequence is shifted in the clock under control, if the local PN sequence and receiving PN sequence synchronization. It can not achieve the correct comparison, two sequences therefore, first extraction of bit synchronous signal from the received sequence. The stop buckle clock circuit function is when the corresponding sequence of States is not the same, namely state synchronization, synchronization and protection circuit outputs a control signal through the stop button clock circuit excluding a clock pulse [4] .
Even the "1" counter and output control circuit has two functions: one is to count the comparator output state even the "1" state, the number when the counter reaches the set value, the counter output is "1", and "parallel control input and state control circuit, the output of the parallel position" 0 ", so that the input state comparator are" 0 ", the output is" 1 ", said the state has synchronization; if the state is not synchronized, even the" 1 "of the output of the counter is always" 0 ". Even the other function of" 1 "counter when it is lost that is" 1 ", to make the error counter. If the whole system is synchronous, the state step, even the" 1 "counter controlled by the output state error statistics and the threshold detection circuit in the graph. If the two m sequences are not synchronized, the comparator is given by the loss build step The error, according to the characteristics of m sequence, the bit error rate (BER) is 0.5. Error threshold detection circuit through error threshold is used to recognition sequence is out of step, if the state lost step, error detector output low level, even "1" counter reset, the system enters to capture state [5] . Jane to a single bit error device specific model diagram as shown in Figure 2 . 
A. Shift and string / and transform modules
In the design of error code detector, using four shift register to the receiving sequence of shift and on / and transform. The specific work process: in clock CLK rising edge triggered under, from InP input receiving m sequence, according to the order of InP, A3, A2, A1, A0 to shift, but at the same time, the A3, A2, A1, and the output of the A0 respectively, the output of B3, B2, B1, B0 end, thus completing the string and transform function Q end signal from A0 output end, as a shift of 4 bits of serial m sequence signal. The timing simulation as shown in Figure 3 . 
Conclusion
Error detector is designed in this paper based on FPGA, the error detector has a better ability to upgrade and portability. We in based on FPGA based on the Verilog language programming, the MCU control part using C language, the error is with small volume, low cost and the characteristics, his innovation is since the start of the m sequence generator, bit synchronization module and sequence synchronization module. With continuous improvement and improve the bit error rate (BER) an external detector, it will more professional users with more comprehensive and better quality of service and support.
